Altera原版文章:數字預矯正(一)
Altera原版文章:數字預矯正(一)內容簡介
Digital Predistortion
Agenda
Introduction
Algorithm
Standard lookup table method
Phase related errors
Memory effect
Implementation
Multipliers
Memory
Cordic
Processors
Introduction: Purpose
Technology demonstrator
Show DPD can be done efficiently on PLD
Provide starting point for design
Show efficient implementation of key components
Provide FPGA benchmark for customer design
Introduction: Predistortion
..............................
Agenda
Introduction
Algorithm
Standard lookup table method
Phase related errors
Memory effect
Implementation
Multipliers
Memory
Cordic
Processors
Introduction: Purpose
Technology demonstrator
Show DPD can be done efficiently on PLD
Provide starting point for design
Show efficient implementation of key components
Provide FPGA benchmark for customer design
Introduction: Predistortion
..............................
下一篇:ALTERA 新一代CPLD簡介
用戶登陸
PLD可編程邏輯器件熱門資料
PLD可編程邏輯器件相關下載